|
Low cost serial DAC simulation, realization, error correction and characterizationProf. Joerg Vollrath, 06.02.2022, University of Applied Science, Kempten, Germany, 2022AbstractA serial C DAC has a minimum number of components. This structure makes it easy to simulate, realize, characterize and to study error correction. This paper presents a discrete 12 bit serial C DAC with digital error correction. Theory, high level (JavaScript), low level (LTSPICE) simulations, a real circuit and low cost measurements and error correction using an Arduino board are presented. Comparison of theory, simulation and measurement gives deeper understanding of DAC leading to better circuits and improved characterization methods. The measurements show INL, DNL below 4 and FFT with 46.5 dB SNQR which gives 6.5 ENOB at 33 Hz sampling frequency of a 12 bit DAC. Hardware cost are below 100 Euro without an oscilloscope for detailed signal measurements.Keywords - serial DAC, circuit simulation, characterization, INL, DNL, SNR, error correction |
Frequency | Signal magnitude dB | Total noise magnitude dB |
0 | -0.04 | -3 |
13 | -3 | -50.14 |
39 | -55.67 | -51.65 |
143 | -63.56 | -51.94 |
299 | -65.98 | -52.11 |
91 | -66.28 | -52.28 |
Frequency | Signal magnitude dB | Total noise magnitude dB |
13 | -9.04 | -54.88 |
39 | -59.57 | -56.69 |
299 | -68.1 | -57.01 |
91 | -69.44 | -57.27 |
Type | Systematic error | INL, DNL max | Magnitude Harmonic dB | SNR without Harmonic dB |
Unit | 0.00001 | 0.08 | HD2: -79 | 49.74 |
Unit | 0.0001 | 0.8 | HD2: -59 | 46.86 |
Binary | 0.002 | 0.48 | HD3: -76.24 | 49.5 |
Binary | 0.01 | 2.2 | HD3: -59.52 | 45.31 |
Samples | 1 4 | 16 | 64 | 256 | |
Min | 2223 | 2234 | 2237.4 | 2238.0 | 2238.3 |
Max | 2250 | 2241.8 | 2239.7 | 2238.9 | 2238.5 |
Delta | 27 | 7.75 | 2.31 | 0.91 | 0.16 |
Npoints | 1024 | 256 | 64 | 16 | 4 |
Standard Deviation | 2.33 | 1.21 | 0.54 | 0.27 | 0.07 |
Min | Max | Signal magnitude dB | Total noise magnitude dB | Cut off |
100 | 3899 | 62.56 | -10.6 | 0 |
400 | 3500 | 61.72 | 40.17 | 300 |
200 | 3799 | 62.44 | 28.64 | 100 |
132 | 3868 | 62.54 | 17.13 | 32 |
116 | 3883 | 62.55 | 9.94 | 16 |
108 | 3891 | 62.56 | 2.79 | 8 |
104 | 3891 | 62.56 | -3.77 | 4 |
Ideal sine | No calibration | Custom calibration | Lookup calibration | |
Periods | 11 | 11 | 11 | 11 |
Signal magnitude dB | 63.01 | 62.39 | 62.92 | 63.01 |
Total noise magnitude dB | -10.9 | 54.41 | 22.27 | 25.74 |
ENOB | 12.0 | 1.0 | 6.5 | 5.9 |
INL min | 0 | -12 | -6 | -6 |
INL max | 0 | 8 | 5 | 3 |
DNL min | 0 | -16 | -6 | -3 |
DNL max | 0 | 5 | 5 | 6 |
NFFT | 4k | 4k | 4k | 4k |
Ideal sine | Custom cal | Custom cal | Custom cal | |
Periods | 11 | 11 | 11 | 11 |
Signal magnitude dB | 63.01 | 62.88 | 62.92 | 62.92 |
Total noise magnitude dB | -10.93 | 33.03 | 22.27 | 11.37 |
ENOB | 12.0 | 4.7 | 6.5 | 8.3 |
NFFT | 4k | 1k | 4k | 16k |
Periods | Signal magnitude dB | Total noise magnitude dB | ENOB | NFFT |
11 | 62 | 32.81 | 4.6 | 1k |
43 | 61.68 | 41.3 | 3.1 | 1k |
44 | 61.68 | 41.37 | 3.1 | 1k |
179 | 59.42 | 44.51 | 2.2 | 1k |
|
Dr. Ing. Joerg E. Vollrath received 1989 his Dipl. Ing. and 1994 his Ph. D. in
electrical engineering, semiconductor technology at the University of Darmstadt,
Germany. Since then he worked for the memory division of Siemens and Infineon
Technologies and Qimonda in various locations in the USA and Germany.
He is now a Professor for Electronics at the University of Applied Science,
Kempten, Germany. His expertise and interest lies in the field of design of
analog and digital circuits, programmable logic, test, characterization,
yield, manufacturing and reliability. He has published 22 papers and has
currently 23 patents. |